Назад
Company hidden
4 часа назад

Senior Clock Architecture & Design Engineer (CPU)

141 910 - 269 100$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify RU Global, списка компаний с восточно-европейскими корнями
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Senior Clock Architecture & Design Engineer (CPU): Architecting and implementing clock distribution networks for next-generation flagship CPUs with an accent on performance and power efficiency. Focus on developing advanced clock tree synthesis flows and designing breakthrough custom circuits on advanced process nodes.

Location: On-site presence required in Austin, Texas or Hillsboro, Oregon

Salary: $141,910.00–$269,100.00

Company

Global leader in semiconductor technology developing next-generation computing experiences.

What you will do

  • Architect and implement sophisticated clock distribution networks for high-frequency flagship CPU designs.
  • Design custom clock solutions and library cells to push performance and power efficiency boundaries.
  • Develop and optimize advanced clock tree synthesis (CTS) flows for multi-billion transistor designs.
  • Collaborate with architecture, physical design, and validation teams to deliver industry-leading solutions.
  • Interface with EDA vendors to shape the future of design automation tools.

Requirements

  • Bachelor's in Electrical/Computer Engineering or STEM field (5+ years exp), Master's (3+ years), or PhD (1+ year).
  • Must be based in the US for on-site work in Texas or Oregon.
  • Experience in physical design, clock tree synthesis (CTS), and static timing analysis (STA).
  • Strong background in custom circuits, transistor-level design, and spice simulations.
  • Proficiency in industry-standard scripting languages.

Nice to have

  • Hands-on experience in high-frequency custom clock network design on leading-edge technology nodes.
  • Experience in clocking architecture, PLL/DLL architecture, and design.
  • Expertise in timing constraint adaptation and timing closure methodologies.
  • Expertise in full-chip design tools and flows.

Culture & Benefits

  • Competitive total compensation package including stock bonuses.
  • Comprehensive health, retirement, and vacation programs.
  • Opportunity to work on flagship products that define industry standards.
  • Career growth within one of the semiconductor industry's most respected teams.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →