Назад
Company hidden
18 часов назад

FPGA Engineer (Defense)

160 000 - 225 000$
Формат работы
onsite
Тип работы
fulltime
Грейд
middle
Английский
c1
Страна
US
Релокация
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

FPGA Engineer (Defense): Designing and implementing complex FPGA designs for next-generation sensor products with an accent on RTL design and system integration. Focus on baseband signal processing, timing analysis, and integrating FPGA designs with complex software systems.

Location: Hawthorne, California, United States. Must work full-time on-site. U.S. Person status is required.

Salary: $160,000 - 225,000

Company

hirify.global is a defense company redefining modern defense with omniscient systems powered by Coherent Distributed Networks (CDN™).

What you will do

  • Design and implement complex FPGA designs targeting next-generation sensor products.
  • Support system integration of FPGA designs with complex software systems.
  • Maintain and support deployed FPGA capabilities for U.S. and international customers.
  • Collaborate within R&D and product engineering teams to expand capabilities across product families.

Requirements

  • Bachelor’s degree in Computer Engineering, Electrical Engineering, Computer Science or a related field.
  • 5+ years of professional experience in detailed digital RTL design targeting FPGAs.
  • Extensive experience with the full FPGA design life cycle: RTL design, behavioral simulation, place and route, and timing analysis.
  • Proficiency in Verilog and SystemVerilog.
  • Experience with AMD (Xilinx) Vivado Design Suite and SoC FPGAs (Zynq, Ultrascale/Ultrascale+, Versal).
  • U.S. Person status is required for access to U.S.-only data systems.

Nice to have

  • Experience with baseband signal processing and translating Simulink/MATLAB algorithms into RTL.
  • Ability to develop software drivers in C, C++, or Python to interface with FPGA designs.
  • Experience with FPGA Ethernet IP blocks (1G to 100G) and Software-Defined Radios (SDRs).
  • Current or previous DoD security clearance.
  • Knowledge of GPUs, AI engines, and HLS synthesis.

Culture & Benefits

  • 100% company-paid medical, dental, and vision benefits.
  • 401k with 50% company match up to 6% of pay, plus FSA and HSA.
  • Unlimited PTO and 'No meeting Fridays'.
  • Free daily lunch and casual dress code.
  • Competitive base salaries and generous pre-IPO stock option grants.
  • Relocation assistance provided.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →