Назад
Company hidden
4 дня назад

Senior Principal Engineer, Verification

182Β 360 - 273Β 200$
Π€ΠΎΡ€ΠΌΠ°Ρ‚ Ρ€Π°Π±ΠΎΡ‚Ρ‹
onsite
Π’ΠΈΠΏ Ρ€Π°Π±ΠΎΡ‚Ρ‹
fulltime
Π“Ρ€Π΅ΠΉΠ΄
senior
Английский
b2
Π‘Ρ‚Ρ€Π°Π½Π°
US
Вакансия ΠΈΠ· списка Hirify.GlobalВакансия ΠΈΠ· Hirify Global, списка ΠΌΠ΅ΠΆΠ΄ΡƒΠ½Π°Ρ€ΠΎΠ΄Π½Ρ‹Ρ… tech-ΠΊΠΎΠΌΠΏΠ°Π½ΠΈΠΉ
Для мэтча ΠΈ ΠΎΡ‚ΠΊΠ»ΠΈΠΊΠ° Π½ΡƒΠΆΠ΅Π½ Plus

ΠœΡΡ‚Ρ‡ & Π‘ΠΎΠΏΡ€ΠΎΠ²ΠΎΠ΄

Для мэтча с этой вакансиСй Π½ΡƒΠΆΠ΅Π½ Plus

ОписаниС вакансии

ВСкст:
/

TL;DR

Senior Principal Engineer, Verification (Digital IC): Design, develop, implement, verify, and document micro-architecture and RTL for complex power management integrated circuits with an accent on verification methodologies and reusable IP. Focus on full design cycle from specs to silicon bring-up, collaborating with architects and verification teams, and improving design processes.

Location: Santa Clara, CA (onsite). Requires eligibility for U.S. export-controlled technology access (U.S. citizens, permanent residents, or protected individuals preferred; export license may be required).

Salary: $182,360 - $273,200 per annum

Company

hirify.global’s semiconductor solutions power data infrastructure for enterprise, cloud, AI, and carrier architectures.

What you will do

  • Design, develop, implement, verify, and document micro-architecture and RTL for power management ICs.
  • Collaborate with system and chip architects for high-quality implementations.
  • Participate end-to-end in design cycle: micro-architecture docs, RTL coding, timing specs, verification test plans, silicon bring-up, and IP maintenance.
  • Produce block uArchitecture and register specs; schedule cross-functional reviews.
  • Evaluate and improve design and verification methodologies; supervise or mentor engineers.

Requirements

  • Bachelor’s in CS/EE or related + 15+ years experience (Master’s +10-12 years, PhD +8-10 years).
  • Creating micro-architectural specs from standards/arch specs.
  • SystemVerilog RTL coding with assertions.
  • Universal Verification Methodology (UVM).
  • Modular/reusable design components; embedded micro-controller systems.
  • Multi-tasking, flexibility, project leadership.

Nice to have

  • Design for Automotive Safety (ASIL), I2C, SPI, SMBUS.
  • Mixed-signal simulation (Cadence AMS).
  • Knowledge of power conversion systems.

Culture & Benefits

  • Comprehensive benefits: financial well-being (employee stock purchase plan), family support, mental/physical health resources, recognition awards.
  • Opportunity to impact industries and innovate in semiconductor IP for major chip/tech companies.
  • Collaborative team environment in Central Engineering hub serving Automotive, Storage, Security, Networking.

Π‘ΡƒΠ΄ΡŒΡ‚Π΅ остороТны: Ссли Ρ€Π°Π±ΠΎΡ‚ΠΎΠ΄Π°Ρ‚Π΅Π»ΡŒ просит Π²ΠΎΠΉΡ‚ΠΈ Π² ΠΈΡ… систСму, ΠΈΡΠΏΠΎΠ»ΡŒΠ·ΡƒΡ iCloud/Google, ΠΏΡ€ΠΈΡΠ»Π°Ρ‚ΡŒ ΠΊΠΎΠ΄/ΠΏΠ°Ρ€ΠΎΠ»ΡŒ, Π·Π°ΠΏΡƒΡΡ‚ΠΈΡ‚ΡŒ ΠΊΠΎΠ΄/ПО, Π½Π΅ Π΄Π΅Π»Π°ΠΉΡ‚Π΅ этого - это мошСнники. ΠžΠ±ΡΠ·Π°Ρ‚Π΅Π»ΡŒΠ½ΠΎ ΠΆΠΌΠΈΡ‚Π΅ "ΠŸΠΎΠΆΠ°Π»ΠΎΠ²Π°Ρ‚ΡŒΡΡ" ΠΈΠ»ΠΈ ΠΏΠΈΡˆΠΈΡ‚Π΅ Π² ΠΏΠΎΠ΄Π΄Π΅Ρ€ΠΆΠΊΡƒ. ΠŸΠΎΠ΄Ρ€ΠΎΠ±Π½Π΅Π΅ Π² Π³Π°ΠΉΠ΄Π΅ β†’