Назад
Company hidden
6 часов назад

Senior/Staff Silicon Physical Design Engineer (AI)

Формат работы
remote (только Europe)/hybrid/onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
France/UK/Norway +16 еще
Релокация
Netherlands/Italy
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Senior/Staff Silicon Physical Design Engineer (AI): Leading the development of multi-core in-memory compute SoCs from RTL to GDS with an accent on physical design, timing closure, and physical verification. Focus on floorplanning, place and route optimization, and complex IP integration for cutting-edge AI hardware.

Location: Remote from Europe (incl. UK) or on-site in Belgium, Italy, Netherlands, France, Switzerland, or the UK. Relocation to Italy or the Netherlands is supported. Priority for candidates interested in being based in Belgium or Italy.

Company

An innovative AI hardware company building a next-generation AI platform with significant funding and a world-class team.

What you will do

  • Perform full-flow physical design including synthesis, floorplanning, and place and route.
  • Execute timing analysis, optimization, and clock tree synthesis (CTS).
  • Integrate diverse IPs such as memories, I/Os, processors, and analog components.
  • Perform physical verification, EMIR signoff, and formal verification.
  • Develop and maintain automation scripts in Python and Tcl for flow improvement.
  • Collaborate closely with architecture, RTL, and verification teams.

Requirements

  • 10+ years of experience in Physical Design (RTL to GDS).
  • Hands-on expertise with EDA tools (Primetime, StarRC, Genus, Innovus, Design Compiler, ICC/ICC2, Calibre).
  • Proficiency in clocking techniques, CTS, and IP integration.
  • Strong scripting skills in Python and Tcl.
  • Proven problem-solving and debugging capabilities.
  • Fluent in English (spoken and written).

Nice to have

  • Experience in floorplanning and top-level integration.
  • Knowledge of chip-package-board co-simulation.
  • Experience resolving tool issues directly with EDA vendors.
  • Understanding of semiconductor device physics.

Culture & Benefits

  • Attractive compensation package with company shares.
  • Comprehensive pension plan and extensive employee insurances.
  • Flexible working model with remote and on-site options across Europe.
  • Open culture focused on creativity, innovation, and collaborative ownership.
  • Inclusive environment valuing diversity and global team cooperation.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →