Назад
Company hidden
3 дня назад

Senior ASIC Design Infrastructure & Methodologies Engineer (AI)

159 200 - 247 600$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Senior ASIC Design Infrastructure & Methodologies Engineer (AI): Designing and implementing automation frameworks and methodologies for large-scale silicon development for AI workloads with an accent on RTL design, synthesis, and physical design flow optimization. Focus on enhancing design team productivity, collaborating with cross-functional teams to qualify design tools, and streamlining silicon development processes.

Location: Must be based in Austin, TX or Cupertino, CA (Onsite)

Salary: $159,200 – $247,600 USD annually

Company

A global leader in cloud computing and hardware innovation, developing custom silicon and software accelerators for AI and data center infrastructure.

What you will do

  • Develop and implement new methodologies and infrastructure to improve design efficiency.
  • Build and enhance design flows to increase overall productivity for the engineering team.
  • Collaborate with architects, designers, and verification engineers on silicon development.
  • Work with external vendors to evaluate, qualify, and integrate new design tools.
  • Develop innovative automation solutions to maintain high-quality design standards.

Requirements

  • 7+ years of ASIC implementation, synthesis, STA, and physical design experience (16nm or smaller).
  • 7+ years of experience in digital design for communication systems.
  • 5+ years of experience with UVM, C, System C, and scripting.
  • 8+ years of experience creating and maintaining automation frameworks for Post-Silicon flows.
  • Must be legally authorized to work in the United States.

Nice to have

  • Master's degree or Ph.D. in Electrical Engineering or related field.
  • Experience in RTL coding, debug, and performance/power/area (PPA) trade-off analysis.
  • Background in SoC bring-up and post-silicon validation.
  • Familiarity with modern ASIC/FPGA design and verification toolchains.

Culture & Benefits

  • Comprehensive health insurance including medical, dental, vision, and prescription coverage.
  • Retirement savings through 401(k) matching.
  • Generous paid time off and parental leave policies.
  • Commitment to work-life harmony and flexible working culture.
  • Access to mentorship programs, career growth resources, and employee-led affinity groups.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →