Эта вакансия в архиве

Посмотреть похожие вакансии ↓
Company hidden
обновлено 3 дня назад

Senior Principal SERDES Engineer (Signal Integrity)

164 650 - 246 700$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior/principal
Английский
b2
Страна
US

Описание вакансии

Текст:
/

TL;DR

Senior Principal SERDES Engineer (Signal Integrity): Leading the electrical characterization and compliance for next-generation high-performance SERDES IP, especially for Ethernet IEEE 802.3dj and PCIe Gen6 technologies. Focus on driving signal integrity analysis, developing automated validation methodologies, and influencing future interface specifications in standards committees.

Location: Santa Clara, CA. This position requires access to technology subject to U.S. export control laws, requiring eligibility to access export-controlled information. Except for U.S. citizens, lawful permanent residents, or protected individuals, all applicants may be subject to an export license review.

Salary: $164,650–$246,700 per annum

Company

hirify.global provides semiconductor solutions that are essential building blocks for data infrastructure across enterprise, cloud, AI, and carrier architectures.

What you will do

  • Lead electrical characterization and compliance for SERDES IP (Ethernet IEEE 802.3dj and PCIe Gen6 standards).
  • Develop and implement automated validation methodologies, regression frameworks, and compliance test plans for SERDES interfaces.
  • Drive signal integrity analysis and optimization, correlating modeling, simulation, and lab measurements.
  • Provide technical leadership and applications engineering support to strategic customers.
  • Define equipment CAPEX plans and ensure readiness for future SERDES IP.
  • Represent hirify.global in standards committees (IEEE 802.3, PCI-SIG) and influence next-generation interface specifications.

Requirements

  • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 15+ years of professional experience OR Master’s / PhD with 10-12 years of experience.
  • 5-10+ years of direct experience in SERDES characterization and design.
  • Deep expertise in Ethernet IEEE 802.3ck/dj electrical compliance and validation.
  • Strong knowledge of signal integrity principles, channel modeling, and board-level design for high-speed interfaces.
  • In-depth working knowledge of test equipment for SERDES characterization (Scope, BERT, Network analyzer).
  • Experience in scripting languages development (e.g., Python).

Culture & Benefits

  • Total compensation package with base, bonus, and equity.
  • Health and financial wellbeing benefits, including flexible time off and 401k.
  • Year-end shutdown, floating holidays, and paid time off to volunteer.
  • Commitment to fair and authentic hiring practices; no AI tools permitted during interviews.