Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
ЗП не указана
На похожих ролях по рынку
$51к$51кмедиана$51к
5 в выборке
91
Крутая вакансия
развернуть
Чётко очерченная стартовая роль даёт практический опыт проектирования и валидации SoC в хорошо финансируемом AI-стартапе, а также наставничество и долю в компании; стоит учитывать темп стартапа и проверки по экспортным ограничениям.
Кликните для подробной информации
Железо для ИИСильное финансированиеРабота с наставникамиПроверки допуска
Оценка от Hirify AI
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
Early Career SoC Architect (AI): Learning and developing full-chip architecture for AI accelerator systems, including compute engines, memory hierarchies, on-chip interconnects, and I/O, with an accent on performance modelling, specification writing, and architectural trade-off analysis. Focus on collaborating across logical design, physical design, verification, and software teams while building chip-level expertise through pre- and post-silicon validation.
Location: London - JJ Mack; Bristol - The Crescent
Company
hirify.global is building chips and systems designed to accelerate inference for frontier AI models, targeting output generation at thousands of tokens per second.
What you will do
Learn how compute engines, memory hierarchies, on-chip interconnects, and I/O integrate into a coherent SoC.
Contribute to full-chip performance modelling and architectural specification writing.
Evaluate cross-block trade-offs in collaboration with senior architects.
Work with logical design, physical design, verification, and software teams.
Gain exposure to pre-silicon and post-silicon validation while developing toward greater ownership of SoC architecture.
Requirements
Degree in Electronic Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
Foundational understanding of SoC or computer architecture, including memory hierarchies, on-chip interconnects, and integration of compute, memory, and I/O blocks.
Some exposure to RTL design concepts and the effect of physical design constraints on architectural choices.
Hands-on exposure through coursework, projects, internships, placements, or research to chip-level or system design, such as an FPGA build or RISC-V SoC implementation.
Clear communication skills and comfort collaborating across architecture, modelling, implementation, verification, and software teams.
Ability to work effectively in ambiguous environments and adapt through fast iteration.
Nice to have
Exposure to performance modelling tools such as gem5, SystemC, or custom cycle-accurate simulators.
Experience with interconnect or NoC design, compiler and toolchain interactions, or AI acceleration and vector-matrix compute through study or projects.
Culture & Benefits
Full-time position within the Hardware Architecture department.
Competitive salary reflecting experience and the specialist nature of the role.
Meaningful equity and ownership participation.
Private medical, dental and vision insurance, contributory pension, 25 days of holiday plus bank holidays, and life or critical illness insurance.
Inclusive and diverse office environment with a commitment to Equal Employment Opportunity.
Hiring process
Additional eligibility checks may be required because the work involves technologies subject to UK, US, and other international export control regulations.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →