Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
ЗП не указана
На похожих ролях по рынку
$155к$188кмедиана$220к
50 в выборке
На СНГ рынке: $1.9к/мес ($1.8к - $3к)
84
Хорошая вакансия
развернуть
Роль четко определена и требует узкой технической экспертизы, с ответственностью за этапы от проектирования до проверки на кремнии. Зарплата не указана, поэтому сравнить предложение с рыночным ориентиром до обсуждения компенсации не получится.
Кликните для подробной информации
Зарплата не указанаАктуальные технологииЧеткая зона ответственностиХороший соцпакет
Оценка от Hirify AI
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
NVM Circuit Design Engineer (NVM): Architecting and developing embedded non-volatile memory IP, including pre-decoders, drivers, support circuitry, power domains, and memory views, with an accent on ultra-low-power operation, silicon integration, and validation. Focus on designing next-generation NVM macros, optimizing power, performance, and area across process nodes, and coordinating design reviews, test-chip characterization, PDK requirements, and hard-IP integration.
Location: Austin, Texas, United States; hybrid workplace
Company
hirify.global is hiring for its Hardware & Software – Hardware department.
What you will do
Architect and design embedded non-volatile memory solutions, including pre-decoders, drivers, and support circuitry.
Define low-power operating modes and power domains targeting aggressive energy requirements.
Lead NVM design reviews and drive quality, robustness, and technical excellence.
Develop validation and silicon characterization strategies with test and validation teams.
Analyze and optimize NVM performance across process nodes with silicon technology experts and external foundries.
Coordinate PDK integration requirements and collaborate on hard-IP integration, verification, memory views, and simulation models.
Requirements
MS or PhD in Electrical Engineering and 7+ years of hands-on NVM design experience.
Strong proficiency with Cadence schematic capture, simulation, and layout tools.
Experience developing new IP and patented technologies.
Deep knowledge of design-for-manufacturability and design-for-test methodologies for NVM.
Experience collaborating with external foundries across development cycles.
Strong verbal and written communication skills for explaining complex technical concepts.
Nice to have
Experience with MRAM or RRAM; familiarity with SRAM design.
Hands-on experience with NVM test-chip design, bring-up, and silicon characterization.
Culture & Benefits
Medical, prescription, dental, and vision coverage.
FSA and HSA options.
Family-forming benefits and an on-site medical clinic.
13 paid holidays and 17 days of paid time off.
Immediate 401(k) eligibility with employer matching.
Free office snacks, refreshments, and shuttle service.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →