Назад
Company hidden
14 дней назад

Member of Technical Staff, Functional and Performance Modeling (AI)

Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Member of Technical Staff, Functional and Performance Modeling (AI): Building functional and performance models for a scale-up network-attached memory expansion device for AI accelerators with an accent on high-bandwidth data movement, workload behavior, and memory subsystems. Focus on identifying bottlenecks and scaling limits across compute, memory, and interconnects while co-exploring hardware and software design tradeoffs.

Location: On-site in Santa Clara, CA or Boston, MA

Company

hirify.global is an early-stage company developing high-performance computing infrastructure to improve the efficiency and capability of AI systems.

What you will do

  • Build and maintain system-level, rack-scale, and chip-level performance models for high-bandwidth data movement between scale-up devices.
  • Model workloads from software memory access patterns through network data distribution to on-device memory channels.
  • Collaborate with silicon architects, system designers, and workload owners to align performance expectations and constraints.
  • Identify performance bottlenecks, scaling limits, and sensitivity points across compute, memory, and interconnects.
  • Communicate modeling assumptions, limitations, and conclusions to technical and non-specialist stakeholders.

Requirements

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a closely related field.
  • 5–10+ years of experience in performance modeling for data movement devices such as NICs, CXL memory expansion cards, IPUs/DPUs, or NoCs.
  • Ability to reason across multiple abstraction layers, from architectural details to system-level performance behavior.
  • Experience exploring design tradeoffs, validating performance assumptions, and identifying bottlenecks early in development.
  • On-site work is required from the Santa Clara or Boston office.

Nice to have

  • Experience modeling networking protocols with memory semantics.
  • Familiarity with shared memory systems and frameworks such as CUDA VMM.
  • Knowledge of AI/ML workloads, including large language model inference, sharding, KV caching, and continuous batching.
  • Experience with scale-up and high-bandwidth interconnects such as NVLink, as well as memory subsystem modeling.

Culture & Benefits

  • Performance-based bonus and early-stage equity grant.
  • Employer-paid health, dental, vision, life, disability, and AD&D insurance.
  • 401(k) match with immediate vesting, fitness stipend, wellness benefits, and mental health support.
  • 20 vacation days, 15 company holidays, including three floating holidays, plus a daily lunch stipend.
  • Enterprise-level Claude and ChatGPT access, well-equipped offices, on-site parking, and EV charging.
  • Collaborative, continuous-learning environment focused on rigor, clarity, first-principles thinking, and high-performance computing architecture.

Hiring process

  • Visa sponsorship and relocation assistance are available for relocation to one of the office hubs.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →