Назад
Company hidden
6 часов назад

Senior Staff Analog Design Engineer (Semiconductor)

54 200 - 72 200
Формат работы
onsite
Тип работы
fulltime
Грейд
senior/lead
Английский
b2
Страна
Italy
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Senior Staff Analog Design Engineer (Semiconductor): Developing high-performance analog or DSP-based transceivers for multi-GHz applications with an accent on advanced CMOS nodes (3nm and beyond). Focus on transistor-level design, layout supervision, and full-block ownership from architecture to lab characterization.

Location: Must be based in Pavia, Italy (On-site, 5 days per week)

Salary: €54,200–€72,200 per annum

Company

hirify.global is a global leader in semiconductor solutions, providing essential infrastructure technology for data, cloud, and AI architectures.

What you will do

  • Analyze block specifications and select optimal topologies for high-performance transceivers.
  • Design analog blocks at the transistor level using advanced CMOS nodes.
  • Supervise custom layout activities and conduct post-layout verifications.
  • Model blocks and validate performance through simulation and lab characterization.
  • Collaborate with cross-functional teams to enhance existing solutions.
  • Mentor and train junior designers within the Central Engineering group.

Requirements

  • Master’s degree in Electrical Engineering (Microelectronics preferred) with 6+ years of experience, or PhD with 3+ years of experience.
  • Proficiency in both spoken and written Italian and English (B2 level or higher).
  • Must be able to work on-site in Pavia, Italy, five days per week.
  • Extensive experience in IC design from architecture to lab characterization.
  • Solid proficiency in analog design, preferably in the multi-GHz range.
  • Strong familiarity with EDA CAD tools and custom layout supervision.
  • Eligibility to access technology subject to U.S. export control laws.

Nice to have

  • Direct experience with Multi-Gbps electrical SerDes or electro-optical transceivers.
  • Experience with advanced CMOS nodes, including FinFET.

Culture & Benefits

  • Opportunity to work on cutting-edge semiconductor technology in a collaborative environment.
  • Access to professional development and learning resources within a global organization.
  • Competitive compensation package with comprehensive benefits.
  • Commitment to transparency, inclusivity, and purposeful innovation.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →