Назад
обновлено 10 дней назад

DFT Engineer (Automotive Robotics)

Формат работы
remote (только Germany)
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
Germany
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
DFT Engineer (Automotive Robotics) (DFT, Chiplet-Based SoCs): Defining and implementing design-for-test strategies for multi-chiplet SiP platforms used in automotive products with an accent on ATPG, MBIST/LBIST, scan compression, JTAG, and safety requirements. Focus on coordinating silicon design, test engineering, OSAT partners, and customers while optimizing test coverage, yield, quality, reliability, and production readiness.

Location: Remote, based in Munich, Germany

Company

Tenstorrent develops AI computing platforms that combine high-performance RISC-V CPUs, AI accelerators, software, compilers, networking, and semiconductor technologies.

What you will do

  • Define the DFx strategy for multi-chiplet packages from architecture through high-volume automotive production.
  • Design and deliver core hardware modules for chiplet-based SoCs used in automotive products.
  • Implement and verify MBIST, LBIST, IST, JTAG, scan compression, and ASST solutions.
  • Perform ATPG and test coverage analysis using industry-standard tools.
  • Translate system and safety requirements into package architecture, DFT insertion, test planning, patterns, and debug activities.
  • Coordinate silicon design, DFT, OSAT partners, test engineering, and customers on test, yield, quality, and reliability goals.

Requirements

  • 10+ years of experience coordinating test, yield, and quality efforts across multiple teams and companies.
  • Experience with industry-standard ATPG and DFx insertion CAD tools.
  • Fluency in RTL coding for DFx logic, including lock-up latches, clock gates, and scan anchors.
  • Knowledge of stuck-at, transition, gate-exhaustive, path-delay, IDDQ, and cell-aware fault models.
  • Experience with low-power designs and multiple clock domains.
  • Eligibility to access U.S. export-controlled technology is required; employment may depend on citizenship, permanent-residency status, or prior license approval.

Nice to have

  • Exposure to post-silicon testing and tester pattern debugging.
  • Experience with fault campaigns.

Culture & Benefits

  • Competitive compensation package and benefits.
  • Collaborative environment focused on curiosity and solving complex technical problems.
  • Opportunity to work on automotive-grade SiP platforms, chiplets, RISC-V CPUs, AI accelerators, and die-to-die links.
  • Equal opportunity employment.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →