Назад
Company hidden
10 часов назад

Fpga Implementation Engineer

Формат работы
hybrid
Тип работы
fulltime
Грейд
middle
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

FPGA Implementation Engineer: Performing the synthesis of ASIC designs onto FPGA platforms and ensuring the quality of the design with an accent on complex FPGA prototyping systems. Focus on driving improvements in prototyping methodology across the division.

Location: Austin, Texas

Company

hirify.global has been propelled by the top engineers in mixed-signal processing, solving complex challenges with innovative end-user solutions for the world's top consumer brands.

What you will do

  • Deliver FPGA Platforms to internal groups to enable software development, and hardware-software pre-silicon validation.
  • Port ASIC-specific code and models into FPGA-friendly models.
  • Define and run functional tests to prove the FPGA builds prior to FPGA distribution.
  • Perform FPGA synthesis, Implementation and Static Timing Analysis for complex ASIC designs.
  • Test the digital chip RTL from a user perspective on FPGA platforms.

Requirements

  • Master's degree in Electrical Engineering, Computer Science, or similar field and 3+ years of directly related experience.
  • Experience using FPGAs and an understanding of how FPGA design differs from ASIC design.
  • Proficient in operating the simulation and modeling equipment including the design tools.
  • Knowledge of Verilog, System Verilog, and digital design concepts.
  • Verification/validation techniques and methodologies, including strong debugging skills.
  • Familiar with common on-chip bus protocols such as AMBA (AXI, AHB, APB) and communication protocols such as SPI, I2C, I2S, and UART.
  • Experience with Scripting for Hardware development (Python/Tcl)

Nice to have

  • Experience in FPGA flows - Synthesis, Place & Route, and Timing closure, with emphasis on Synopsys Synplify and Xilinx Vivado.
  • Understanding of common FPGA primitives such as memories, I/O pads, BUFG, and MMCMs.
  • Experience with Object-oriented programming (OOP) in Python.
  • Experience with Floorplanning and advanced timing closure techniques.
  • Familiar with lab equipment such as Oscilloscope, Signal Generators and Logic Analyzers.

Culture & Benefits

  • Award-winning culture, which was built on a foundation of inclusion and fairness, meaningful community engagement, and delivering enjoyable employee experiences at every turn.
  • Different approaches, ideas and points of view are both valued and respected.
  • Employment decisions are made on the basis of job-related criteria without regard to race, color, religion, sex, national origin, age, protected veteran or disabled status, genetic information, or any other classification protected by applicable law.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →