Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
развернуть
$182к-254к/год
$150к$190кмедиана$220к
По похожим ролям (47) ~ $190к/год
На СНГ рынке: $2.5к/мес ($1.9к - $3.1к)
87
Хорошая вакансия
развернуть
В Company hidden чётко описана senior-роль FPGA-разработчика в проектах космических систем для национальной безопасности, а условия включают хороший набор льгот. Требования к гражданству и допуску заметно ограничивают круг тех, кто может претендовать на эту позицию.
Ограничения по допуску
Чёткие задачи
Актуальные технологии
Космос и безопасность
Пакет льгот
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Подключить Plus
Описание вакансии
Текст:
Hirify AI/Оригинал
TL;DR
Senior FPGA Developer (COMSEC): Designing, developing, simulating, and verifying FPGA solutions for secure communications systems with an accent on digital design, timing analysis, and hardware integration. Focus on implementing FPGA architectures, debugging lab and field issues, and supporting high-performance national security spacecraft systems.
Location: Denver, Colorado, United States
Base pay range for Colorado applicants: $181,626.00–$254,275.35 per year.
Company
hirify.global develops reusable, safe, and low-cost space vehicles and systems, including launch and spacecraft systems for national security missions.
What you will do
Design, develop, simulate, and verify FPGA solutions for COMSEC applications.
Collaborate with circuit designers, embedded developers, electrical hardware design, and systems engineering teams throughout the development lifecycle.
Define and document FPGA architecture, requirements, and interfaces.
Perform synthesis, place-and-route, and timing analysis using FPGA toolchains.
Support hardware bring-up, integration, testing, design reviews, and technical documentation.
Troubleshoot and debug issues in laboratory and field environments.
Requirements
Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field.
10+ years of FPGA development experience.
Proficiency in VHDL and/or Verilog/SystemVerilog.
Experience with FPGA toolchains such as Xilinx Vivado and Intel Quartus.
Strong understanding of digital design principles, timing constraints, and verification methodologies.
Working knowledge of AXI bus implementations.
Experience working with hardware design teams and interpreting schematics.
Ability to obtain and maintain a U.S. Government Security Clearance.
Applicants must be a U.S. citizen or national, U.S. permanent resident, or lawfully admitted refugee or asylee under export control regulations.
Nice to have
Active Top Secret security clearance.
Experience in COMSEC, cryptographic systems, or secure communications.
Exposure to zero-trust security architecture principles and implementation.
Familiarity with high-speed serial interfaces such as PCIe, SpaceWire, and Ethernet.
Experience with DO-254 or other hardware development assurance standards.
Knowledge of embedded systems and hardware co-design.
Culture & Benefits
Safety, collaboration, inclusion, trust, equality, and teamwork are emphasized.
Medical, dental, vision, life insurance, paid parental leave, disability coverage, and an Education Support Program.
401(k) with a company match of up to 5% and stock options for regular employees working at least 20 hours per week.
Up to four weeks of paid time off per year based on scheduled hours and up to 14 company-paid holidays.
Regular employees may be eligible for bonuses and other benefits depending on role type and job level.
Hiring process
Applications are accepted on an ongoing basis until the requisition is closed.
All positions require Blue’s Standard Background Check; additional checks may apply to certain job profiles.
Будьте осторожны
Если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого. Это мошенники. Обязательно жмите «Пожаловаться» или пишите в поддержку. Подробнее в гайде →