Вакансия из Hirify Global, списка международных tech-компаний Для мэтча и отклика нужен Plus
Пожаловаться
Зарплата и рынок
ЗП не указана
На похожих ролях по рынку
$73к$119кмедиана$131к
23 в выборке
88
Хорошая вакансия
развернуть
Роль четко сфокусирована на сложном FPGA-прототипировании в известной продуктовой компании, а условия включают сильный пакет льгот; обязательный офис и право на работу в Великобритании сужают круг тех, кому она подойдет.
FPGA Prototyping Engineer (FPGA/ASIC/SoC): Validating complex chips before silicon by adapting RTL, partitioning multi-FPGA designs, bringing up platforms, and debugging high-speed interfaces with an accent on Vivado, SystemVerilog, Tcl, and Python. Focus on solving FPGA prototyping issues, closing timing, integrating PCIe, LPDDR, and Ethernet, and collaborating with design, verification, software, and EDA vendor teams.
Location: Cambridge, England, United Kingdom; on-site with full-time office attendance. Must be eligible to work in the UK.
Company
hirify.global builds computers, microcontrollers, and supporting software for industrial, embedded, and home users worldwide; it was founded as a charity in 2008.
What you will do
Adapt ASIC designs for FPGA technology, including memory translation, clocking and gating, and cell mapping.
Partition complex SoC designs across multi-FPGA platforms such as Synopsys HAPS and Siemens proFPGA using high-end AMD/Xilinx devices.
Bring up, test, debug, and maintain FPGA prototyping platforms and flows.
Automate ProtoCompiler, Synplify, and Vivado flows with Tcl and Python.
Integrate high-speed PCIe, LPDDR, and Ethernet interfaces and define and test interface boards.
Diagnose platform issues with design, verification, and software teams and collaborate with EDA vendors on tool requirements.
Requirements
5+ years of commercial FPGA experience, including prototyping complex SoCs or CPUs.
Experience with AMD/Xilinx Vivado flows using high-end UltraScale+ or Versal devices.
SystemVerilog RTL and ASIC/SoC development flows.
Scripting with Tcl and Python.
Git version control experience.
Excellent interpersonal, communication, and documentation skills, with the ability to work independently and collaboratively with internal stakeholders, customers, and partners.
Eligibility to work in the UK.
Nice to have
Hands-on experience with Synopsys HAPS, ProtoCompiler, and Synplify.
Experience with VCS, Questa, and Verdi simulation and debug tools.
Experience prototyping Arm or RISC-V CPU subsystems.
Embedded Linux bring-up on FPGA platforms.
Experience with Siemens proFPGA, Cadence Protium, or other FPGA prototyping platforms.
Board-level bring-up and debugging experience.
Culture & Benefits
Highly collaborative environment with pragmatic, independent working.
8% employer pension contribution when contributing 4% of gross salary through the company salary sacrifice pension plan.
Life assurance of four times base salary.
Income protection covering 75% of base salary for critical illness after 13 weeks of long-term illness or absence.
Private medical insurance with medical history disregarded.
Electric Vehicle Salary Sacrifice scheme, subject to eligibility.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →