Назад
Company hidden
9 дней назад

FPGA Design Engineer (Quantum Computing)

Формат работы
onsite
Тип работы
fulltime
Грейд
middle
Английский
b2
Страна
Israel
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
FPGA Design Engineer (Quantum Computing): Developing FPGA-based interfaces and connectivity logic for scalable quantum control systems with an accent on high-speed communication, Xilinx platforms, and HW/SW/FPGA integration. Focus on designing PCIe, I2C, SPI, and GT blocks, integrating FPGA/SoC platforms, and performing bring-up, debugging, validation, and timing closure.

Location: Tel Aviv-Yafo, Israel — Tel Aviv office

Company

hirify.global develops hardware and software control systems for quantum computers, scaling from individual qubits to arrays of thousands.

What you will do

  • Design and implement FPGA-based interfaces and connectivity logic, including PCIe, I2C, SPI, and high-speed GT communication.
  • Develop and integrate FPGA logic on Xilinx UltraScale+ and Versal platforms.
  • Collaborate with embedded, hardware, and system teams on HW/SW/FPGA integration.
  • Lead FPGA bring-up, debugging, and validation at laboratory and system levels.
  • Contribute to system architecture and cross-team design decisions.

Requirements

  • 3+ years of experience in FPGA design and digital system development.
  • Strong proficiency in Verilog and SystemVerilog RTL design.
  • Hands-on experience with Xilinx UltraScale+, Zynq, or Versal FPGA families.
  • Experience implementing and debugging high-speed interfaces such as PCIe, Ethernet, or JESD.
  • Knowledge of synthesis, place and route, timing closure, simulation, verification, and lab debugging tools.
  • B.Sc. or higher in Electrical Engineering, Computer Engineering, or an equivalent field, with strong communication and problem-solving skills.

Nice to have

  • Experience with Versal architecture, NoC design, or integration.
  • Background in ASIC design or verification.
  • Familiarity with FPGA backend flows and static timing analysis.
  • Scripting experience with Python, TCL, or Makefile, and/or C/C++ knowledge.

Culture & Benefits

  • Full-time R&D position based in the Tel Aviv office.
  • Cross-functional collaboration across embedded, hardware, and system teams.
  • Work on quantum computing control systems and complex FPGA/SoC platforms.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →