Назад
Company hidden
3 дня назад

Silicon Implementation Technologist (AI)

266 000 - 445 000$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Silicon Implementation Technologist (AI): Driving silicon construction and optimization for next-generation AI chips with an accent on PPA optimization across circuits, memory, and RTL. Focus on translating product goals into manufacturable silicon and developing AI-driven tools to accelerate implementation.

Location: San Francisco, USA

Salary: $266,000 – $445,000 + Equity

Company

AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity.

What you will do

  • Partner with architecture and system teams to translate product goals into executable silicon construction strategies.
  • Drive hands-on optimization of power, performance, area, cost, and reliability (PPA) across the silicon stack.
  • Develop and implement solutions spanning circuits, memory, RTL, physical design, and integration.
  • Build and use AI-driven tools and methodologies to accelerate silicon implementation.
  • Evaluate new technologies and convert them into reliable product constructions optimized for performance and TCO.

Requirements

  • Must be based in San Francisco.
  • Must meet legal status requirements to comply with U.S. export control laws and regulations.
  • BS with 12+ years, MS with 10+ years, or PhD with 6+ years of industry experience in chip design or implementation.
  • Strong expertise in circuits, semiconductor technologies (advanced nodes, 3D integration), and implementation-driven PPA optimization.
  • Hands-on experience with RTL design and physical implementation through tapeout.
  • Proficiency in using AI tools for engineering productivity, analysis, and design optimization.

Nice to have

  • Deep understanding of AI chip architectures and training/inference workloads.
  • Experience with HBM, SRAM, and memory hierarchy design.
  • Track record of improving silicon products via innovations in yield, cost, or reliability.
  • PhD in Electrical Engineering, Computer Engineering, or Computer Science.

Culture & Benefits

  • Opportunity to build the next generation of AI-native silicon for supercomputing infrastructure.
  • High-impact environment focusing on the intersection of hardware and advanced AI research.
  • Commitment to an inclusive workplace and equal opportunity employment.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →