Назад
Company hidden
7 часов назад

Principal Engineer, Verification

158 600 - 237 600$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Principal Engineer, Verification: Working on verification of memory subsystems of hirify.global's AI/ML, Network processing, Compute, Memory Expander and Accelerated Compute SOCs and IPs with an accent on developing the architecture for a functional verification environment. Focus on debugging failures and working with designers to resolve issues.

Location: Santa Clara, CA or Westborough, MA

Salary: 158,600 - 237,600 USD per annum

Company

hirify.global’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world.

What you will do

  • Work on verification of memory subsystems of hirify.global's AI/ML, Network processing, Compute, Memory Expander and Accelerated Compute SOCs and IPs.
  • Develop the architecture for a functional verification environment, including reference models and bus-functional monitors and drivers using System Verilog and UVM methodology.
  • Analyze designs and architectures to develop test strategies that will ensure functional correctness.
  • Develop verification testplan and write tests using random techniques and coverage analysis, and work with designers to ensure it is complete.
  • Debug failures and work with designers to resolve issues.
  • Contribute to the development and future direction of SoC verification methodologies and environments.

Requirements

  • Bachelor’s degree in Electrical engineering, Electronics, Computer engineering, or related fields with 10-15 years of experience. Master’s degree and/or PhD in Electrical engineering, Electronics, Computer engineering, or related fields with 5-10 years of experience.
  • 10+ years of experience in design engineering with focus on verification.
  • At least 5 years of direct hands-on verification experience on PCIe, NOC, DDR, HBM, Processor cores at block, subsystem and full chip level contexts.
  • Strong experience developing complex/random verification environments using System Verilog/UVM
  • Strong experience with writing and executing detailed verification test-plan.
  • Strong experience with scripting languages such as Python or Perl and EDA verification tools, as well as bug tracking and regression mechanisms.

Culture & Benefits

  • Employee stock purchase plan with a 2-year look back.
  • Family support programs to help balance work and home life.
  • Robust mental health resources to prioritize emotional well-being.
  • Recognition and service awards to celebrate contributions and milestones.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →