Назад
Company hidden
1 час назад

MTS - Design Enablement (PDK, Pcell Developer)

Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
Singapore
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
MTS - Design Enablement (PDK, Pcell Developer) (Semiconductor/EDA): Developing and maintaining Process Design Kits, device library components, technology files, runtime code, and automation tools for semiconductor fabrication processes with an accent on Pcell development, design-rule interpretation, and EDA tool integration. Focus on creating PDK test cases for DRC/LVS quality assurance, documenting releases, and solving complex technical issues in design enablement.

Location: Singapore

Company

hirify.global is a full-service semiconductor foundry providing design, development, and fabrication services with manufacturing operations across three continents.

What you will do

  • Develop design components for device libraries within Process Design Kits.
  • Develop, deploy, support, and maintain PDK collections, technology files, runtime code, and automation tools representing fab processes.
  • Review process design rules and SPICE model documentation to create PDK development specifications.
  • Create and maintain test cases for PDK, DRC, and LVS deliveries and perform quality assurance checks.
  • Prepare release notes and application notes documenting usage, limitations, issues, and solutions for customers.
  • Contribute creative ideas that may lead to trade secrets or patents while following environmental, health, safety, and security requirements.

Requirements

  • Bachelor’s degree in electrical engineering, microelectronics, physics, computer science, or an equivalent field.
  • At least 6 years of experience in the semiconductor or EDA industry.
  • Good knowledge of electronic devices and semiconductor theory.
  • Experience with electronic CAD systems such as Cadence IC, Cadence OrCAD, Protel, or similar tools.
  • Knowledge of Cadence Skill and Pcell development.
  • Strong technical problem-solving, organization, attention to detail, initiative, and teamwork skills.

Nice to have

  • Master’s degree in electrical engineering, microelectronics, physics, computer science, or an equivalent field.
  • Experience with Perl, Tcl, Bash, or other scripting languages.
  • Exposure to Cadence IC Virtuoso Layout, Schematic, or Cadence Skill programming.
  • Previous experience with Unix/Linux systems.
  • Knowledge of ML or GenAI.

Culture & Benefits

  • Work with an established group of innovators in a multicultural workplace.
  • Opportunities to contribute ideas that may result in trade secrets or patents.
  • Employment offers are subject to applicable background checks, medical screenings, and local laws.
  • Benefits are provided according to the company’s regional employment programs.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →