8 часов назад
Staff Engineer - Design Verification (IoT)
Мэтч & Сопровод
Для мэтча с этой вакансией нужен Plus
Описание вакансии
Текст:
TL;DR
Staff Engineer - Design Verification (IoT) (SystemVerilog/UVM): Verifying digital and mixed-signal SoC designs for low-power IoT applications, including multi-CPU systems, DSPs, security hardware, and peripheral modules, with an accent on reusable verification environments, coverage, and power-aware methodologies. Focus on architecting scalable UVM test benches, automating randomized testing and scoreboarding, debugging complex issues, and delivering chips that meet specification.
Location: Singapore
Company
develops ultra-low-power semiconductor solutions for wearables, medical devices, IoT products, and AI-powered edge applications.
What you will do
- Verify digital and mixed-signal designs at block, subsystem, and full-chip levels.
- Develop verification plans, test cases, stimulus, checkers, coverage metrics, and reusable SystemVerilog/UVM test benches.
- Automate randomized testing, scoreboarding, and verification environments.
- Verify SoCs with multiple CPUs, DSPs, security hardware, peripherals, and third-party IP integrations.
- Apply power-aware CPF/UPF methodologies to low-power, battery-operated designs.
- Debug issues, perform root-cause analysis, and collaborate with design, architecture, and software teams to resolve defects.
Requirements
- BSEE or MSEE with 7–10+ years of experience in block, subsystem, and full-chip verification.
- Strong SystemVerilog, UVM, Verilog, C/C++, Python, Perl, or Makefile skills.
- Expertise in ARM or RISC-V SoC verification, AMBA AXI/AHB/APB, DMA, flow control, and serial devices.
- Required experience with C-based verification in an SoC environment and low-power verification using CPF/UPF.
- Experience integrating third-party IPs/VIPs and verifying mixed-signal designs.
- Track verification deliverables, milestones, schedules, risks, and results while communicating with stakeholders and management.
Nice to have
- Experience with edge-based AI inference.
- Experience with UART, SPI, I2C, audio, display, USB, OTP, or crypto subsystems.
- Experience with ARM processor-based designs and low-power design techniques.
Culture & Benefits
- Work on complex semiconductor products shaping energy-efficient AI edge technology.
- Collaborate across design, research, development, production, marketing, sales, and operations.
- Values include innovation, collaboration, focus, learning, and achievement.
- Opportunities to grow through complex and meaningful technical work.
Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →
Похожие вакансии
14 часов назад
Hardware Verification Engineer (SystemVerilog)
17 часов назад
Design Verification Engineer to Staff Engineer (Unit Level Test)
9 часов назад
Design Verification Engineer (FPGA)
17 часов назад
Staff Design Verification Engineer (SystemVerilog/UVM)
7 дней назад
Senior Design Verification Engineer
164 470 - 311 890$
15 часов назад
Principal Design Verification Engineer (ASIC/SystemVerilog)
185 000 - 230 000$