Назад
Company hidden
10 часов назад

Senior Engineer, FPGA

Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
Singapore/US/China +1 еще
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Senior Engineer, FPGA (FPGA prototyping): Developing and debugging FPGA images for pre-silicon SoC prototyping environments with an accent on RTL implementation, timing constraints, and cross-functional validation. Focus on building FPGA designs with AMD Vivado and Intel Quartus, debugging with lab instruments and protocol analyzers, and supporting software and system-level regression testing.

Location: Singapore

Company

hirify.global develops ultra-low-power semiconductor solutions for wearables, medical devices, IoT products, and AI-powered edge applications.

What you will do

  • Develop and debug FPGA designs on AMD FPGA prototyping platforms using Xilinx Vivado and ISE.
  • Develop and debug FPGA designs on Stratix-10 platforms using Intel Quartus Prime Pro.
  • Define and implement internal and external timing constraints for iterative FPGA design delivery.
  • Maintain system-level regression tests to validate updated FPGA builds.
  • Support issue reproduction, triage, and debugging across pre-silicon and post-silicon development.
  • Collaborate with SoC design, software development, design verification, and system test teams.

Requirements

  • BSEE or BSCE with 6+ years of SoC design, verification, or related experience and 8+ years of FPGA design, bring-up, debugging, and verification experience.
  • In-depth knowledge of top-down FPGA development and FPGA-based prototyping platforms.
  • Strong experience defining timing constraints for static timing analysis.
  • Expertise with Intel Quartus Prime Pro and Xilinx Vivado, including the RTL-to-bitstream flow.
  • Experience with lab bring-up, debugging, instrumentation, simulation tools, Git, and C programming.
  • Familiarity with Cadence SoC design flows.

Nice to have

  • Experience with Stratix 10, AMD VU19P, Siemens proFPGA, ARM MPS4, or other prototyping and emulation platforms.
  • Experience with low-power designs, embedded microprocessors, and design validation.
  • Advanced Verilog and SystemVerilog verification experience.
  • Python, YAML, and peripheral protocols including I2C, I3C, MSPI, UART, and USB.
  • Experience tuning platform performance, throughput, and design partitioning.

Culture & Benefits

  • Work with cross-functional teams spanning semiconductor design, research, development, production, sales, and operations.
  • Contribute to low-power semiconductor technology for AI edge applications.
  • Values include innovation, collaboration, focus, learning, and achievement.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →