Назад
Company hidden
12 часов назад

SoC Validation/FPGA Engineer (Senior Engineer II)

Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
Ireland
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
SoC Validation/FPGA Engineer (Senior Engineer II) (FPGA/SoC): Leading silicon bring-up, system validation, and debug for advanced FPGA and SoC products with an accent on embedded firmware, hardware interfaces, and lab-based analysis. Focus on developing bare-metal software for ARM Cortex-M and RISC-V, validating PCIe and other high-speed interfaces, and solving root-cause issues across prototypes and production silicon.

Location: Dublin, Ireland

Company

hirify.global develops semiconductor products and solutions, including FPGA and SoC technologies.

What you will do

  • Lead SoC validation, silicon bring-up, and system-level debugging for advanced FPGA and SoC products.
  • Develop validation plans, diagnostic software, and bare-metal firmware for ARM Cortex-M and RISC-V platforms.
  • Debug hardware, firmware, and system interactions using oscilloscopes, logic analyzers, protocol analyzers, and FPGA debug tools.
  • Validate PCIe, Ethernet, USB, SPI, I²C, UART, timers, watchdogs, and other subsystems.
  • Collaborate with architecture, RTL, verification, firmware, and physical design teams to resolve issues from simulation through production silicon.
  • Mentor junior engineers and use automation and AI-assisted development tools to improve validation efficiency.

Requirements

  • BS in Electrical or Computer Engineering with 7+ years of experience, or MS with 6+ years.
  • Strong experience with FPGA and SoC architectures, silicon validation, and system-level debug.
  • Embedded software development in C/C++ and bare-metal firmware for ARM Cortex-M and RISC-V processors.
  • Knowledge of JTAG, SVF, IEEE 1532, STAPL, embedded peripherals, and common interfaces.
  • Familiarity with Verilog/VHDL and FPGA development flows.
  • Excellent communication skills and a strong focus on quality engineering.

Nice to have

  • High-speed SERDES bring-up and debugging experience.
  • Knowledge of PCIe Gen3/4/5, Ethernet, USB 3.x, JESD204C, Interlaken, or related protocols.
  • Experience with Git, Bitbucket, Jira, Confluence, Perl, or Tcl.
  • Familiarity with AI-assisted engineering tools such as GitHub Copilot or Claude Code.

Culture & Benefits

  • Work on FPGA and SoC innovation across hardware, firmware, and system validation.
  • Collaborate across multidisciplinary engineering teams.
  • Access technical growth and leadership development opportunities.
  • Travel requirement of 0%–25%.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →