Назад
Company hidden
7 часов назад

Principal Hardware Engineer (Enterprise Storage)

217 000 - 359 000$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Principal Hardware Engineer (Enterprise Storage): Architecting, validating, and hardening enterprise-class storage hardware systems with an accent on x86 architecture, high-speed PCB design, signal integrity, and automated system testing. Focus on developing Linux and Python stress-test frameworks, analyzing PCIe, DDR, and Ethernet systems, and leading complex root-cause investigations across engineering and manufacturing teams.

Location: Onsite at the Santa Clara, California office

Salary: $217,000–$359,000 USD annual base salary, with potential incentive pay and/or equity.

Company

hirify.global is reshaping the data storage industry through next-generation enterprise storage hardware.

What you will do

  • Lead end-to-end architecture and design of enterprise storage platforms, including schematic capture, high-speed PCB layout, signal integrity analysis, and x86 system co-development.
  • Define functional specifications and build automated stress-testing environments using Linux, Python, and BASH.
  • Validate storage subsystems across PCIe, DDR, Ethernet, I2C, SPI, and other serial bus technologies.
  • Partner with manufacturing, operations, escalation, and JDM teams to manage production handoffs and harden systems.
  • Lead root-cause failure analysis and establish quality-by-design validation methodologies.

Requirements

  • Expertise in x86 system architecture, high-speed PCB design, signal integrity analysis, and schematic capture.
  • Experience designing and automating system-level stress tests with Linux, Python, BASH, PTU, LinPack, and IOmeter.
  • Ability to use high-speed oscilloscopes and bus analyzers for signal and protocol trace analysis.
  • Understanding of Verilog and CPLD design concepts, plus strong system-level troubleshooting skills.
  • Ability to lead complex failure analysis and collaborate with internal teams and external manufacturing partners.
  • Ability to work from the Santa Clara, California office in an primarily in-office environment.

Culture & Benefits

  • Innovation-focused environment that encourages critical thinking and challenging technical work.
  • Support for professional growth and meaningful contributions.
  • Collaborative team culture focused on shared success and inclusive leadership.
  • Flexible time off, wellness resources, and company-sponsored team events.
  • Accommodations are available throughout the hiring process for candidates with disabilities.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →