Назад
Company hidden
7 часов назад

Senior/Principal Physical Design Engineer (AI Chips)

Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
UK
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/
TL;DR
Senior/Principal Physical Design Engineer (AI Chips): Implementing next-generation ASIC/SoC physical designs from synthesis through sign-off with an accent on PPA optimisation, timing closure, power integrity, and manufacturability. Focus on floorplanning, placement, clock tree synthesis, routing, physical verification, and developing EDA automation flows for advanced AI hardware.

Location: Bristol, United Kingdom

Company

Developing next-generation chips and systems to accelerate inference for frontier AI models.

What you will do

  • Drive end-to-end physical implementation of complex ASIC and SoC designs, from floorplanning, placement, clock tree synthesis, and routing through sign-off.
  • Perform synthesis, static timing analysis, and optimisation to improve performance, power, and area.
  • Plan and analyse power delivery, including IR drop, electromigration, and low-power design techniques.
  • Ensure compliance with DRC, LVS, and other physical verification requirements.
  • Integrate DFT structures and collaborate with RTL, architecture, verification, process technology, foundry, and manufacturing teams.
  • Develop and improve physical design flows using Cadence Innovus, Synopsys Fusion Compiler, Mentor Graphics Calibre, and advanced AI tools.

Requirements

  • 8+ years of physical design experience with advanced technology nodes such as 7nm, 5nm, or below.
  • Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or a related field.
  • Strong proficiency with EDA tools for place and route, static timing analysis, and sign-off.
  • Knowledge of CMOS technology, semiconductor physics, process limitations, low-power methodologies, and multi-power-domain architectures.
  • Expertise in timing closure, signal integrity, IR drop analysis, and formal verification.
  • Proficiency in Tcl, Perl, or Python scripting, alongside strong problem-solving, communication, and teamwork skills.

Nice to have

  • Experience with high-performance computing, AI accelerators, or networking chips.
  • Experience or strong interest in applying advanced AI tools and models to engineering workflows.

Culture & Benefits

  • Competitive salary reflecting experience and the specialist nature of the role.
  • Meaningful equity and ownership participation.
  • Private medical, dental, and vision coverage.
  • Contributory pension, 25 days of holiday plus bank holidays, and life or critical illness insurance.
  • Diverse and inclusive office environment focused on solving complex technical problems.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →