Эта вакансия в архиве

Посмотреть похожие вакансии ↓
Company hidden
57 минут назад

SoC Logic Design Engineer (Semiconductors)

141 910 - 200 340$
Формат работы
hybrid
Тип работы
fulltime
Грейд
middle
Английский
b2
Страна
US

Описание вакансии

Текст:
/

TL;DR

SoC Logic Design Engineer (Semiconductors): Developing and optimizing next-generation System-on-Chip (SoC) solutions with an accent on RTL coding, microarchitecture implementation, and IP integration. Focus on meeting power, performance, and area (PPA) objectives while ensuring seamless production readiness.

Location: Hybrid (US: Hillsboro, Santa Clara, Austin)

Salary: $141,910–$200,340 USD

Company

A global leader in semiconductor innovation, focusing on scalable engineering solutions for product and foundry enablement through the Central Engineering Group.

What you will do

  • Develop high-quality logic designs using RTL coding and simulations for innovative SoCs.
  • Collaborate with architects to define and implement microarchitecture features of SoC blocks.
  • Integrate and validate IP blocks and subsystems into full-chip SoC designs.
  • Optimize designs to meet power, performance, area, and timing objectives.
  • Review verification plans and address RTL test failures with corrective measures.
  • Implement secure development practices to mitigate security risks and maintain design integrity.

Requirements

  • Bachelor's degree in Electrical or Computer Engineering (4+ years exp), Master's (3+ years exp), or PhD (6+ months exp).
  • Proven experience in RTL development, System Verilog, and SoC logic integration.
  • Experience in microarchitecture definition, logic design, and simulation.
  • Knowledge of SoC design methodologies, including timing/power convergence and physical implementation.
  • Must be based in the US and eligible to work in the provided locations (Oregon, California, or Texas)

Nice to have

  • Proficiency in Python, Perl, or other scripting languages.
  • Familiarity with Front-End RTL tools: Lint, CDC, Synthesis, and Static Timing Analysis (STA).
  • Experience in validation development, pre-silicon testing, and DFT/DFD tools.
  • Knowledge of industry-standard IPs, fabrics, and UVM-based verification.

Culture & Benefits

  • Total compensation package including competitive pay and stock bonuses.
  • Comprehensive benefit programs covering health, retirement, and vacation.
  • Hybrid work model allowing a split between on-site and off-site work.
  • Opportunity to work on transformative technology that shapes the semiconductor industry.