Назад
Company hidden
ΠΎΠ±Π½ΠΎΠ²Π»Π΅Π½ΠΎ 1 мСсяц Π½Π°Π·Π°Π΄

CPU Design Verification Engineer (SystemVerilog/UVM)

Π€ΠΎΡ€ΠΌΠ°Ρ‚ Ρ€Π°Π±ΠΎΡ‚Ρ‹
onsite
Π’ΠΈΠΏ Ρ€Π°Π±ΠΎΡ‚Ρ‹
fulltime
Π“Ρ€Π΅ΠΉΠ΄
middle
Английский
b2
Π‘Ρ‚Ρ€Π°Π½Π°
Malaysia
Вакансия ΠΈΠ· списка Hirify.GlobalВакансия ΠΈΠ· Hirify Global, списка ΠΌΠ΅ΠΆΠ΄ΡƒΠ½Π°Ρ€ΠΎΠ΄Π½Ρ‹Ρ… tech-ΠΊΠΎΠΌΠΏΠ°Π½ΠΈΠΉ
Для мэтча ΠΈ ΠΎΡ‚ΠΊΠ»ΠΈΠΊΠ° Π½ΡƒΠΆΠ΅Π½ Plus

ΠœΡΡ‚Ρ‡ & Π‘ΠΎΠΏΡ€ΠΎΠ²ΠΎΠ΄

Для мэтча с этой вакансиСй Π½ΡƒΠΆΠ΅Π½ Plus

ОписаниС вакансии

ВСкст:
/
TL;DR
CPU Design Verification Engineer (SystemVerilog/UVM): Performing pre-silicon functional verification of CPU logic by developing verification plans, test benches, simulation models, and coverage-driven environments with an accent on CPU microarchitecture, functional correctness, and performance and power goals. Focus on reproducing and debugging failing tests, identifying root causes, implementing corrective measures, and collaborating with CPU architects and RTL developers.

Location: On-site in Penang, Malaysia

Company

hirify.global's Silicon and Platform Engineering Group delivers silicon and platform solutions and defines next-generation computing experiences.

What you will do

  • Perform pre-silicon functional verification of CPU logic against specification requirements.
  • Develop IP verification plans, test benches, simulation models, and verification environments for CPU microarchitecture coverage.
  • Execute verification plans, run system simulations, and uncover design bugs.
  • Replicate, debug, and root-cause issues in the pre-silicon environment, then implement corrective measures.
  • Collaborate with CPU architects and RTL developers to verify complex architectural and microarchitectural features and meet functional, performance, and power goals.
  • Document verification plans, lead technical reviews, and improve functional verification infrastructure and methodologies.

Requirements

  • Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or a related field.
  • Good knowledge of CPU architecture and computer systems.
  • Experience with SystemVerilog and UVM.
  • Experience with scripting in Perl or Python and with C++ programming.
  • Familiarity with verification tools and methodologies.
  • Strong problem-solving, debugging, communication, and collaboration skills.

Culture & Benefits

  • Full-time experienced-hire position.
  • Shift 1 schedule aligned with Malaysia.
  • On-site work model.
  • Dynamic, fast-paced engineering environment.
  • Employment practices follow local equal-opportunity and ethical hiring requirements.

Π‘ΡƒΠ΄ΡŒΡ‚Π΅ остороТны: Ссли Ρ€Π°Π±ΠΎΡ‚ΠΎΠ΄Π°Ρ‚Π΅Π»ΡŒ просит Π²ΠΎΠΉΡ‚ΠΈ Π² ΠΈΡ… систСму, ΠΈΡΠΏΠΎΠ»ΡŒΠ·ΡƒΡ iCloud/Google, ΠΏΡ€ΠΈΡΠ»Π°Ρ‚ΡŒ ΠΊΠΎΠ΄/ΠΏΠ°Ρ€ΠΎΠ»ΡŒ, Π·Π°ΠΏΡƒΡΡ‚ΠΈΡ‚ΡŒ ΠΊΠΎΠ΄/ПО, Π½Π΅ Π΄Π΅Π»Π°ΠΉΡ‚Π΅ этого - это мошСнники. ΠžΠ±ΡΠ·Π°Ρ‚Π΅Π»ΡŒΠ½ΠΎ ΠΆΠΌΠΈΡ‚Π΅ "ΠŸΠΎΠΆΠ°Π»ΠΎΠ²Π°Ρ‚ΡŒΡΡ" ΠΈΠ»ΠΈ ΠΏΠΈΡˆΠΈΡ‚Π΅ Π² ΠΏΠΎΠ΄Π΄Π΅Ρ€ΠΆΠΊΡƒ. ΠŸΠΎΠ΄Ρ€ΠΎΠ±Π½Π΅Π΅ Π² Π³Π°ΠΉΠ΄Π΅ β†’