Назад
Company hidden
5 дней назад

FPGA Design Engineer

Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
Poland/Ireland
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

FPGA Design Engineer: Design and implement digital logic using VHDL for high-speed, low-latency FPGA designs targeting AMD/Xilinx Ultrascale Plus devices with an accent on integration with embedded systems, processors, and high-speed interfaces like PCIe, Ethernet, HBM, DDR4, AXI. Focus on performing functional simulation, synthesis, place-and-route, timing analysis, optimization, platform bring-up, validation, and lab debugging using EDA tools.

Location: Candidates must be based in Poland. Please clearly state your current work authorization status.

Company

Industry leader in data-driven, client-to-cloud networking for large data centers, campus, and routing environments, leveraging cloud computing, AI, and software-defined networking.

What you will do

  • Design and implement digital logic using VHDL for FPGAs.
  • Develop and optimize high-speed, low-latency FPGA designs.
  • Integrate FPGA modules with embedded systems, processors, and high-speed interfaces (PCIe, Ethernet, HBM, DDR4, AXI).
  • Perform functional simulation, synthesis, place-and-route, timing analysis, and optimization using Vivado, ModelSim.
  • Manage work, code changes, testing, and integration with Jira, Git, CI/CD.
  • Create documentation including design specs, test plans, user guides.
  • Collaborate with hardware, software, and account teams on requirements.
  • Support platform bring-up, validation, and lab debugging with oscilloscopes, logic analyzers, JTAG.
  • Contribute to improving FPGA development processes and methodologies.

Requirements

  • Bachelor’s or higher in Electrical Engineering, Computer Engineering, or related field.
  • 5+ years in FPGA or ASIC design and development.
  • Proficiency in HDL such as VHDL or Verilog.
  • Experience with FPGA tools (Vivado, Quartus, etc.).
  • Strong understanding of digital logic, high-speed design, timing closure.
  • Must be based in Poland; state current work authorization status.

Nice to have

  • Familiarity with scripting (Tcl, Python) for automation.
  • Knowledge of Git.
  • Knowledge of Ethernet and OSI layer model.

Culture & Benefits

  • Value diversity of thought and inclusive environment for creativity and innovation.
  • Awards for Best Engineering Team, Best Company for Diversity, Compensation, Work-Life Balance.
  • Commitment to excellence, quality, and performance.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →