Назад
Company hidden
4 дня назад

Mixed Signal Design Verification Engineer

122 440 - 232 190$
Формат работы
hybrid
Тип работы
fulltime
Грейд
middle/senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify RU Global, списка компаний с восточно-европейскими корнями
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Mixed Signal Design Verification Engineer: Performing functional verification of mixed signal logic components including analog behavioral modeling to ensure design meets specifications with an accent on verification plan development, simulation, debugging, and collaboration with design teams. Focus on designing and executing verification environments, root cause analysis, and improving verification infrastructure for complex mixed signal microarchitectures.

Location: Hybrid work model based in Hillsboro, Oregon, United States

Salary: $122,440 - $232,190 USD annually

Company

hirify.global is a global leader in technology innovation, designing and manufacturing advanced silicon solutions that power the digital world.

What you will do

  • Perform functional verification of mixed signal logic components including analog behavioral modeling.
  • Develop IP verification plans, test benches, and verification environments to ensure coverage.
  • Execute verification plans, run system simulations, analyze power and timing, and debug issues.
  • Collaborate with digital and analog architects, RTL developers, and physical design teams.
  • Document test plans and lead technical reviews with design and architecture teams.
  • Maintain and improve existing functional verification infrastructure and methodology.

Requirements

  • Must be based in the United States with eligibility for hybrid work in Hillsboro, Oregon.
  • Bachelor's degree with 3+ years or Master's degree with 2+ years in Electrical Engineering, Computer Engineering, Computer Science, or related field.
  • Experience in digital logic, VHDL, Verilog, System Verilog, and testbench development (preferably OVM/UVM).
  • Strong debugging skills and ability to replicate and resolve presilicon environment issues.
  • Preferred 7+ years of related experience with analog debug and real number simulation modeling skills.

Culture & Benefits

  • Competitive pay with stock bonuses and comprehensive health, retirement, and vacation benefits.
  • Hybrid work model allowing split time between onsite and remote work.
  • Commitment to ethical hiring practices and compliance with Responsible Business Alliance standards.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →

Текст вакансии взят без изменений

Источник - загрузка...