Назад
Company hidden
38 минут назад

Senior Principal Physical Design Engineer (Semiconductor)

179 900 - 266 180$
Формат работы
onsite
Тип работы
fulltime
Грейд
senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify Global, списка международных tech-компаний
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Senior Principal Physical Design Engineer (Semiconductor): Leading the physical design and methodology for next-generation high-performance processor chips with an accent on RTL-to-GDSII implementation and advanced process node challenges. Focus on driving long-term technical strategy, mentoring engineering teams, and ensuring successful tapeouts for complex server and networking SoCs.

Location: Must be based in Austin, TX

Salary: $179,900–$266,180 per annum

Company

hirify.global is a leading semiconductor company providing essential data infrastructure solutions across cloud, AI, and enterprise architectures.

What you will do

  • Shape the long-term vision for physical design infrastructure and technology strategy.
  • Lead RTL-to-GDSII implementation for multiple SoC programs, overseeing synthesis, floorplanning, and timing closure.
  • Provide strategic technical leadership to physical design teams to ensure successful tapeouts.
  • Mentor and develop engineering talent while managing team structure and performance.
  • Drive the adoption of next-generation physical design methodologies, flows, and automation.
  • Collaborate cross-functionally to influence design decisions and resolve complex project conflicts.

Requirements

  • Must be eligible to access export-controlled information under U.S. law.
  • Bachelor’s degree in CS/EE with 15+ years of experience, or Master’s with 10-12 years, or PhD with 8-10 years.
  • 15+ years of progressive experience in back-end physical design and verification.
  • Proven track record of leading and scaling physical design teams for complex SoC projects.
  • Deep expertise in hierarchical physical design strategies and advanced process node challenges.
  • Proficiency in automation and scripting using Makefile, Tcl, Python, or Perl.

Nice to have

  • Knowledge of static timing analysis tools like PrimeTime or Tempus.
  • Experience with EM/IR-Drop/crosstalk analysis tools such as Voltus or Redhawk.
  • Familiarity with AI/ML-driven optimization in physical design tools.

Culture & Benefits

  • Comprehensive benefits including financial well-being, family support, and health resources.
  • Employee stock purchase plan with a 2-year look back.
  • Commitment to professional growth, learning, and leadership development.
  • Inclusive work environment with recognition and service awards.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →