Назад
Company hidden
1 час назад

Analog Design Engineer

122 440 - 172 860$
Формат работы
hybrid
Тип работы
fulltime
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify RU Global, списка компаний с восточно-европейскими корнями
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Analog Design Engineer: Developing analog circuits for analog and mixed-signal IPs across advanced process nodes with an accent on circuit simulation, power/signal integrity, and test/validation readiness. Focus on optimizing performance, power efficiency, and area while collaborating across architecture, logic design, validation, and SOC partners.

Location: US, Arizona, Phoenix (on-site at least 4 days per week); also US, Oregon, Hillsboro

Salary: $122,440.00–172,860.00 USD (annual)

Company

hirify.global builds scalable engineering solutions across IP, custom ASIC, and foundry enablement.

What you will do

  • Design, develop, and build analog circuits for analog and mixed-signal IPs in advanced process nodes.
  • Run circuit analysis and simulations using SPICE tools (Cadence, Synopsys, LTSpice) and analog behavior modeling.
  • Develop and implement test plans to validate designs against circuit and block microarchitecture specifications.
  • Support layout activities and partner with layout engineers to optimize circuit performance.
  • Perform circuit simulations, debug issues, and optimize for power integrity, signal integrity, and leakage reduction.
  • Participate in design reviews, contribute to technical documentation, and report progress to stakeholders.

Requirements

  • Bachelor’s degree in Electrical Engineering/Computer Engineering (or related) with 3+ years of circuit design experience, or Master’s degree with 2+ years.
  • Experience with circuit simulation tools and analog behavior modeling.
  • Familiarity with signal and power integrity and understanding of analog circuit layout considerations.
  • Knowledge of TX/RX blocks, I/O fundamentals, and core analog principles (noise, linearity, matching, stability).
  • Cadence analog IC design tool experience.
  • On-site requirement: work in the office at least 4 days per week.

Nice to have

  • Analog IP top-level design experience (floor planning, power delivery, ESD, bump map, top-level sims, signal integrity).
  • Experience integrating performance, power, and area optimization into circuit designs.
  • Mixed-signal design and analog IC design experience.
  • Experience with scripting languages (Python, MATLAB) and statistical analysis / design for manufacturability.

Culture & Benefits

  • Total compensation includes competitive pay, stock bonuses, and benefits (health, retirement, vacation).
  • Hybrid work model allowing split time between on-site at the assigned hirify.global site and off-site.
  • Collaborative environment with opportunities to grow expertise with industry-leading professionals.

Hiring process

  • Application review and consideration for employment based on qualifications.
  • Recruiter discussion of specific compensation range for the preferred US location during the hiring process.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →