Назад
Company hidden
3 часа назад

Memory Circuit Design Engineer (CMOS)

122 440 - 232 190$
Формат работы
hybrid
Тип работы
fulltime
Грейд
middle/senior
Английский
b2
Страна
US
Вакансия из списка Hirify.GlobalВакансия из Hirify RU Global, списка компаний с восточно-европейскими корнями
Для мэтча и отклика нужен Plus

Мэтч & Сопровод

Для мэтча с этой вакансией нужен Plus

Описание вакансии

Текст:
/

TL;DR

Memory Circuit Design Engineer (CMOS): Developing and delivering high-performance, low-power embedded memory designs for advanced CMOS process technologies with an accent on PPA optimization and design technology co-optimization (DTCO). Focus on memory bit-cell layout, custom circuit innovation, and pre-Si verification to enable next-generation product ramp.

Location: Must be based in Hillsboro, Oregon (Hybrid)

Salary: $122,440–$232,190 USD

Company

hirify.global is a global leader in semiconductor manufacturing, driving innovation in silicon process and packaging technology for the AI era.

What you will do

  • Perform memory pathfinding and PPA optimization through DTCO and product design enablement.
  • Design and automate memory bit-cell and complex periphery IC layouts.
  • Develop innovative memory array/IP and test-chip designs.
  • Execute pre-Si verification and post-Si validation to ensure yield and parametric tracking.
  • Collaborate with domain experts, EDA vendors, and product design teams to deliver high-quality memory collaterals.

Requirements

  • Master’s degree or Ph.D. in Electrical or Computer Engineering or a related discipline.
  • Minimum 4 years of professional experience (including internships) for Master's degree holders.
  • Proven experience in design, characterization, and verification of custom memory circuits like SRAM, Register Files, or ROM.
  • Proficiency in custom digital circuit design, simulation, and layout verification.
  • Experience with EDA tools for custom digital and memory circuit design.
  • Must be eligible to work in the United States.

Nice to have

  • Ph.D. with 1-2 years of professional experience.
  • Knowledge of CMOS ASIC design flow.
  • Experience with post-Si validation.

Culture & Benefits

  • Competitive total compensation package including stock bonuses.
  • Comprehensive health and retirement benefit programs.
  • Hybrid work model allowing flexibility between on-site and off-site work.
  • Access to industry-leading technology development and professional growth opportunities.

Будьте осторожны: если работодатель просит войти в их систему, используя iCloud/Google, прислать код/пароль, запустить код/ПО, не делайте этого - это мошенники. Обязательно жмите "Пожаловаться" или пишите в поддержку. Подробнее в гайде →